summaryrefslogtreecommitdiff
path: root/common/spl
diff options
context:
space:
mode:
authorMasahiro Yamada <yamada.masahiro@socionext.com>2017-01-28 06:53:53 +0900
committerMasahiro Yamada <yamada.masahiro@socionext.com>2017-01-29 20:59:08 +0900
commitc0efc3140e75e3ffd6127a5aec97b75347ec7417 (patch)
tree84f3f3517644797c13c2e4e802db8c05e09412a5 /common/spl
parent0b93e3de1e5ec9c7db7ffcf33bc9dcaddff91109 (diff)
ARM: uniphier: change CONFIG_SPL_PAD_TO to 128KB
The Boot ROM supports authentication feature to prevent malformed software from being run on products. The signature is added at the tail of the second stage loader (= SPL in U-boot terminology). The size of the second stage loader was 64KB, and it was consistent across SoCs. The situation changed when LD20 SoC appeared; it loads 80KB second stage loader, and it is the only exception. Currently, CONFIG_SPL_PAD_TO is set to 64KB and U-Boot proper is loaded from the 64KB offset of non-volatile devices. This means the signature of LD20 SoC (located at 80KB offset) corrupts the U-Boot proper image. Let's move the U-Boot proper image to 128KB offset. It uses 48KB for nothing but padding, and we could actually locate the U-Boot proper at 80KB offset. However, the power of 2 generally seems a better choice for the offset address. Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
Diffstat (limited to 'common/spl')
-rw-r--r--common/spl/Kconfig3
1 files changed, 1 insertions, 2 deletions
diff --git a/common/spl/Kconfig b/common/spl/Kconfig
index b1aa1483c9..b2ba492abd 100644
--- a/common/spl/Kconfig
+++ b/common/spl/Kconfig
@@ -86,9 +86,8 @@ config SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR
depends on SPL && SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR
default 0x50 if ARCH_SUNXI
default 0x75 if ARCH_DAVINCI
- default 0x80 if ARCH_UNIPHIER
default 0x8a if ARCH_MX6
- default 0x100 if ARCH_ROCKCHIP
+ default 0x100 if ARCH_ROCKCHIP || ARCH_UNIPHIER
default 0x140 if ARCH_MVEBU
default 0x200 if ARCH_SOCFPGA || ARCH_AT91
default 0x300 if ARCH_ZYNQ || ARCH_KEYSTONE || OMAP34XX || OMAP44XX || \