summaryrefslogtreecommitdiff
path: root/arch/mips/lib/cache_init.S
AgeCommit message (Expand)Author
2016-09-21MIPS: Ensure cache ops complete in mips_cache_resetPaul Burton
2016-09-21MIPS: Clear hazard between TagLo writes & cache opsPaul Burton
2016-09-21MIPS: Join the coherent domain when a CM is presentPaul Burton
2016-09-21MIPS: L2 cache supportPaul Burton
2016-09-21MIPS: Define register names for cache initPaul Burton
2016-09-21MIPS: Enable use of the instruction cache earlierPaul Burton
2016-05-31MIPS: Split I & D cache line size configPaul Burton
2016-05-31MIPS: Move cache sizes to KconfigPaul Burton
2016-05-21MIPS: Use unchecked immediate addition/subtractionPaul Burton
2016-01-16MIPS: sync processor and register definitions with linux-4.4Daniel Schwierzeck
2015-01-29MIPS: clear TagLo select 2 during cache initPaul Burton
2015-01-29MIPS: allow systems to skip loads during cache initPaul Burton
2015-01-29MIPS: inline mips_init_[id]cache functionsPaul Burton
2015-01-29MIPS: refactor cache loops to a macroPaul Burton
2015-01-29MIPS: refactor L1 cache config reads to a macroPaul Burton
2015-01-29MIPS: unify cache initialization codePaul Burton