summaryrefslogtreecommitdiff
path: root/drivers/spi/designware_spi.c
AgeCommit message (Expand)Author
2019-03-04spi: designware: Change include orderHoratiu.Vultur@microchip.com
2018-12-19DW SPI: Allow to overload the management of the external CSGregory CLEMENT
2018-10-02spi: designware_spi: Add reset ctrl to driverLey Foon Tan
2018-05-07SPDX: Convert all of our single license tags to Linux Kernel styleTom Rini
2018-04-23spi: dw: invert wait condition in dw_spi_xferEugeniy Paltsev
2018-03-22DW SPI: use 32 bit access instead of 16 and 32 bit mixEugeniy Paltsev
2018-03-22DW SPI: add option to use external gpio for chip selectEugeniy Paltsev
2018-03-22DW SPI: refactor poll_transfer functionsEugeniy Paltsev
2018-03-22DW SPI: fix transmit only modeEugeniy Paltsev
2018-03-22DW SPI: fix tx data loss on FIFO flushEugeniy Paltsev
2018-01-26DW SPI: Get clock value from Device TreeEugeniy Paltsev
2017-06-01dm: Rename dev_addr..() functionsSimon Glass
2017-02-08dm: core: Replace of_offset with accessorSimon Glass
2015-10-27spi: designware_spi: Use GENMASKJagan Teki
2015-10-27spi: designware_spi: Use BIT macroJagan Teki
2015-08-31dm: Use dev_get_addr() where possibleSimon Glass
2015-03-30spi: designware_spi: revisit FIFO size detection againAxel Lin
2015-01-29dm: spi: Move the per-child data size to the uclassSimon Glass
2015-01-06dt: socfpga: Rename snps, dw-spi-mmio to snps, dw-apb-ssiMarek Vasut
2015-01-06spi: designware_spi: Fix detecting FIFO depthAxel Lin
2014-12-06spi: designware_spi: Some fixes / changesStefan Roese
2014-12-06spi: Add designware master SPI DM driver used on SoCFPGAStefan Roese